Sign In | Join Free | My udpf.com
China Wuhan Homsh Technology Co.,Ltd. logo
Wuhan Homsh Technology Co.,Ltd.
Iris recognition chip innovator biometric product provider
Verified Supplier

3 Years

Home > Iris Chip >

Q31 Iris Chip FPGA Core – Cost-Optimized Single-Chip Solution for Iris Recognition and Matching

Wuhan Homsh Technology Co.,Ltd.
Trust Seal
Verified Supplier
Credit Check
Supplier Assessment
Contact Now

Q31 Iris Chip FPGA Core – Cost-Optimized Single-Chip Solution for Iris Recognition and Matching

Brand Name : HOMSH

Place of Origin : China

Certification : ISO9001

MOQ : 1

Delivery Time : 5-9day

Payment Terms : T/T

Model Number : Q31

Chip Model : Q32

False Acceptance Rate (FAR) : < 10^-7

False Rejection Rate (FRR) : < 10^-3

Iris Localization Search Area : 768x768 pixels

Supported Iris Radius Pixel Range : 60 ~ 160 pixels

Supported Minimum Image Resolution : 2lp/mm

Encoding Speed : 50ms per image

Matching Speed : Up to 12000 templates/s

Contact Now

Product Overview

The Q31 iris recognition chip takes Homsh Technology’s PhaseIrisTM 3rd-generation iris hard-core engine technology as its core, providing a cost-optimized single-chip solution for iris recognition and matching applications. It balances performance and cost, suitable for lightweight iris recognition scenarios such as smart door locks and private storage.

Performance Features

1. Core Acceleration Technology: Adopts PhaseIris Gen3 iris hard-core acceleration technology (area optimization mode) to ensure the efficiency of iris data processing while controlling costs.

2. Interface and Camera Support:

Provides GPIO/IIC interfaces.

Supports 1 parallel-port camera input, with a maximum support of 5 million pixels; integrates ISP, supporting functions such as automatic exposure, channel balance, and image cropping.

3. Matching and Image Output:

Supports QSPI Flash read template matching, up to 4,000 templates/s.

Supports DVP digital image output, up to 2 million pixels.

Application Fields

● Smart Terminal Security: Suitable for devices such as smart door locks, safes, and private storage cabinets to realize iris recognition-based identity verification and secure access.

● Lightweight Information Systems: Can be used in scenarios such as information login terminals to provide iris-level security for personal private data access.

Why Choose Q31?

1. Balance Between Cost and Performance: Based on the "area optimization mode" of PhaseIris Gen3 hard-core technology, it ensures core iris processing capabilities while controlling costs.

2. Adaptation to Lightweight Scenarios: 1 parallel-port camera input + DVP output + 4,000 templates/s matching speed, perfectly matching the needs of lightweight scenarios such as smart door locks and private storage.

3. High Security and Precision: FAR < , FRR < , and full-process iris algorithms (localization, liveness detection, matching, etc.) ensure the security and accuracy of identity verification.

As a professional enterprise in the biometric sector, Wuhan Homsh Technology drives secure authentication through technological innovation. Leveraging proprietary core algorithms, end-to-end technical capabilities, and high-precision hardware expertise, we provide professional support for our full range of biometric products, including iris recognition and vein recognition.

We cater to the needs of global industries like finance and security, offering technical consultation, custom development, and round-the-clock after-sales support. We look forward to partnering with global counterparts to build a secure authentication ecosystem via biometric technology and empower industrial digital upgrading.

Technical Parameters:

Parameter and Feature Value or Support
Chip Model Q31
False Acceptance Rate (FAR) < 10-7
False Rejection Rate (FRR) < 10-3
Iris Localization Search Area 768x768 pixels
Supported Iris Radius Pixel Range 60 ~ 160 pixels
Supported Minimum Image Resolution 2lp/mm
Encoding Speed 50ms per image
Matching Speed Up to 4000 templates/s
Matching Engine Supports Axi4-stream bus interface, 4-bit data width, full-time flow structure
Algorithm Parameter Register Set Real-time configuration, supports Axi4-lite/apb bus interface
Encoding Engine Image cache supports external shared memory, encoding engine RAM interface width configurable as 32/16/8-bit, interface mode: master
Iris Localization
Liveness Detection
Iris Clarity Assessment
Iris Segmentation
2D Image Transformation
Feature Extraction
Iris Matching

Q31 Iris Chip FPGA Core – Cost-Optimized Single-Chip Solution for Iris Recognition and Matching

Product Tags:

SRAM Iris Identification Chip

      

256KB Iris Identification Chip

      
Best Q31 Iris Chip FPGA Core – Cost-Optimized Single-Chip Solution for Iris Recognition and Matching wholesale

Q31 Iris Chip FPGA Core – Cost-Optimized Single-Chip Solution for Iris Recognition and Matching Images

Inquiry Cart 0
Send your message to this supplier
 
*From:
*To: Wuhan Homsh Technology Co.,Ltd.
*Subject:
*Message:
Characters Remaining: (0/3000)